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Abstract
Recently we introduced a class of number representations denoted RN-representations,
allowing an un-biased rounding-to-nearest to take place by a simple truncation. In this paper
we briefly review the binary fixed-point representation in an encoding which is essentially
an ordinary 2’s complement representation with an appended round-bit. Not only is this
rounding a constant time operation, so is also sign inversion, both of which are at best
log-time operations on ordinary 2’s complement representations. Addition, multiplication
and division is defined in such a way that rounding information can be carried along in a
meaningful way, at minimal cost. Based on the fixed-point encoding we here define a floating
point representation, and describe to some detail a possible implementation of a floating point
arithmetic unit employing this representation, including also the directed roundings.
1 Introduction
In [KM05] a class of number representations denoted RN-Codings were introduced, “RN” standing
for “round-to-nearest”, as these radix-β, signed-digit representations have the property that trun-
cation yields rounding to the nearest representable value. They are based on a generalization of the
observation that certain radix representations are known to posses this property, e.g., the balanced
ternary (β = 3) system over the digit set {−1, 0, 1}. Another such representation is obtained by
performing the original Booth-recoding [Boo51] on a 2’s complement number into the digit set
{−1, 0, 1}, where it is well-known that the non-zero digits of the recoded number alternate in sign.
Besides the simplicity of rounding by truncation, it has the feature that the effect of one rounding
followed by another rounding yields the same result, as would be obtained by a single rounding
to the same precision as the last. It is a known problem when using any “extended precision” of
the IEEE-754 standard [IEE08], performing computations in “extended-80” format representation
(e.g., the Intel extended double precision) storing the result in the binary “basic-64” format.
When we are not concerned with the actual encoding of a value, we shall here use the notation
RN-representation. This representation was further discussed in [KMP11], where a special encoding
of the Booth-recoded binary representation was introduced. This encoding, termed the canonical
encoding, is based on the ordinary 2’s complement representation, but with an appended round-
bit, allowing round-to-nearest by truncation. Arithmetic on operands in this canonical encoding
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is essentially standard 2’s complement arithmetic, but with the added benefit that negation is a
constant time operation, obtained by bit inversion.
To be able to discuss a possible implementation of a floating point arithmetic unit it is necessary
to repeat some material on the fixed point representation from previous publications. We shall
in Section 2 (adapted from [KM05]) cite some definitions, however here restricted to the binary
representation. Section 3 citing some material from [KMP11] but also expanding it, analyzes the
relation between RN-representations and 2’s complement representations. Conversion from the
latter into the former is performed by the Booth algorithm, yielding a signed-digit representation
in a straightforward encoding. It is then realized that n+ 1 bits are sufficient, providing a simple
encoding consisting of the n bits of the 2’s complement encoding with a round-bit appended, yield-
ing the canonical encoding. To be able to define arithmetic operations directly on the canonically
encoded numbers it turns out to be useful to interpret them as intervals, reflecting the sign of what
has possibly been rounded away by truncation.
Section 4 then presents implementations of addition, multiplication and division on fixed-point,
canonically encoded RN-represented numbers, to some extent repeating material from [KMP11],
but also expanding the descriptions on multiplication and division. It is noticed that these imple-
mentations are essentially identical to standard 2’s complement arithmetic. After introducing a
floating point representation and encodings similar to the IEEE-754 formats, Section 5 shows that
multiplication and division on such floating point operands can be defined in a straightforward
way based on the fixed-point algorithms. Addition and subtraction is discussed in some detail,
split in the traditional “near” and “far” cases. Directed roundings are are shown realizable based
on a “sticky-bit”, but without the need for a rounding incrementation. Section 6 finally concludes
the paper.
2 Binary RN-representations
For an introduction to the general class of RN-representations for odd and even radix we refer the
reader to [KM05]. Here we are concentrating on the case of radix 2 over the digit-set {−1, 0, 1},
with the restriction that the signs of non-zero digits alternate.
Definition 1 (Binary RN-representation)
The digit sequence D = dndn−1dn−2 · · · (with −1 ≤ di ≤ 1) is a binary RN-representation of x iff
1. x =
∑n
i=−∞ diβ
i (that is D is a binary representation of x);
2. for any j ≤ n, ∣∣∣∣∣∣
j−1∑
i=−∞
di2
i
∣∣∣∣∣∣ ≤
1
2
2j,
that is, if the digit sequence is truncated to the right at any position j, the remaining se-
quence is always the number (or one of the two members in case of a tie) of the form
dndn−1dn−2dn−3 . . . dj that is closest to x.
Hence, truncating the RN-representation of a number at any position is equivalent to rounding
it to the nearest. Although it is possible to deal with infinite representations, we shall restrict our
discussions to finite representations, and find for such RN-representations some observations:
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Theorem 2 (Binary RN-representations)
D = dmdm−1 · · ·dℓ is a binary RN-representation iff
1. all digits have absolute value less than or equal 1;
2. if |di| = 1, then the first non-zero digit that follows on the right has the opposite sign, that
is, the largest j < i such that dj 6= 0 satisfies di × dj < 0,
with some numbers having two finite representations, where one has its least significant nonzero
digit equal to 1, the other one has its least significant nonzero digit equal to −1.
A number whose finite representation has its last nonzero digit equal to 1 has an alternative
representation ending with −1. Just assume the last two digits e.g. are d1: since the representation
is an RN-representation, if we replace these two digits by (d + 1)(−1) we still have a valid RN-
representation. This has an interesting consequence: truncating a number which is a tie will round
either way, depending on which of the two possible representations the number happens to have.
Note that when a rounding has taken place, the sign of a non-zero part rounded away will have
the opposite sign of the last non-zero digit, thus the representation carries information about what
was rounded away, thus effectively halving the error bound on the result. We shall see below that
this information may be utilized in subsequent calculations.
This rounding rule is thus different from the “round-to-nearest-even” rule required by the IEEE
floating point standard [IEE08]. Both roundings provide a “round-to-nearest” in the case of a tie,
but employ different rules when choosing which way to round in this situation. But note that
the direction of rounding in general depends on how the value to be rounded was derived, as
the representation of the value in the tie situation is determined by the sequence of operations
leading to the value. However, when employing the canonical encoding based on a 2’s complement
encoding, and the implementation of the basic arithmetic operations later, then the rounding in
the tie-situations is deterministic.
3 Encoding Binary RN-represented Numbers
Here we briefly cite for completeness from [KMP11] the definition and some properties of the
canonical binary representation and its encoding. Consider a value x = −bm2
m +
∑m−1
i=ℓ bi2
i in
2’s complement representation:
x ∼ bmbm−1 · · · bℓ+1bℓ
with bi ∈ {0, 1} and m > ℓ. Then the digit string
δmδm−1 · · · δℓ+1δℓ with δi ∈ {−1, 0, 1}
defined (by the Booth recoding [Boo51]) for i = ℓ, · · · , m as
δi = bi−1 − bi (with bℓ−1 = 0 by convention) (1)
is an RN-representation of x with δi ∈ {−1, 0, 1}. That it represents the same value follows trivially
by observing that the converted string represents the value 2x − x. The alternation of the signs
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of non-zero digits is easily seen by considering how strings of the form 011 · · ·10 and 100 · · ·01 are
converted.
Hence the digits of the 2’s complement representation directly provides an encoding of the
converted digits as a tuple: δi ∼ (bi−1, bi) for i = ℓ, · · · , m where
−1 ∼ (0, 1)
0 ∼ (0, 0) or (1, 1)
1 ∼ (1, 0),
(2)
where the value of the digit is the difference between the first and the second component.
Example: Let x = 110100110010 be a sign-extended 2’s complement number and write the digits
of 2x above the digits of x:
2x 1 0 1 0 0 1 1 0 0 1 0 0
x 1 1 0 1 0 0 1 1 0 0 1 0
RN-repr. x 1¯ 1 1¯ 0 1 0 1¯ 0 1 1¯ 0
where it is seen that in any column the two upper-most bits provide the encoding defined above
of the signed-digit below in the column. Since the digit in position m+1 will always be 0, there is
no need to include the most significant position otherwise found in the two top rows. 
If x is non-zero and bk is the least significant non-zero bit of the 2’s complement representation
of x, then δk = −1, confirmed in the example, hence the last non-zero digit is always −1 and thus
unique. However, if an RN-represented number is truncated for rounding somewhere, the resulting
representation may have its last non-zero digit of value 1.
As mentioned in Theorem 2 there are exactly two finite binary RN-representations of any non-
zero binary number of the form a2k for integral a and k, hence requiring a specific sign of the last
non-zero digit would make the representation unique. On the other hand without this requirement,
rounding by truncation of the 2’s complement encoding also makes the rounding deterministic and
furthermore unbiased in the tie-situation, by rounding up or down, depending on the sign of the
digit rounded away.
Example: Rounding the value of x in the previous example by truncating off the two least
significant digits we obtain
tr2(2x) 1 0 1 0 0 1 1 0 0 1
tr2(x) 1 1 0 1 0 0 1 1 0 0
RN-repr. RN2(x) 1¯ 1 1¯ 0 1 0 1¯ 0 1
where it is noted that the bit of value 1 in the upper rightmost corner (in boldface) acts as a round
bit, carrying information about the part rounded away by truncation (which here happened to be
a tie situation). 
The example shows that there is very compact encoding of RN-represented numbers derived
directly from the 2’s complement representation, noting in the example that the upper row need
not be part of the encoding, except for the round-bit. We will denote it the canonical encoding,
and note that it is a kind of “carry-save” in the sense that it contains a bit not yet added in.
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Definition 3 (Binary canonical RN-encoding)
Let a number x be given in 2’s complement representation as the bit string bm · · · bℓ+1bℓ, such that
x = −bm2
m +
∑m−1
i=ℓ bi2
i. Then the binary canonical encoding of the RN-representation of x is
defined as the pair
x ∼ (bmbm−1 · · · bℓ+1bℓ, r) where the round-bit is r = 0
and after truncation at position k, for m ≥ k > ℓ
RNk(x) ∼ (bmbm−1 · · · bk+1bk, r) with round-bit r = bk−1.
The signed-digit interpretation is available with digits δi from the canonical encoding by pairing
bits using the encoding (2), (bi−1, bi) as δi = bi−1 − bi for i > k, and (r, bk) with δk = r − bk, when
truncated at position k.
The fundamental idea of the canonical radix-2 RN-encoding is that it is a binary encoding of
a value represented in the signed digit set {−1, 0, 1}, where the non-zero digits alternate in sign.
Using this encoding of such numbers employing 2’s complement representation in the form (a, ra)
it is seen that it then represents the value
(2a+ rau)− a = a+ rau,
where u is the weight of the least significant position of a. Note that there is then no difference
between (a, 1) and (a+ u, 0), both being RN-representations of the same value:
∀a,V(a, 1) = V(a + u, 0),
where we use the notation V(x, rx) to denote the value of an RN-represented number.
If (x, rx) is the binary canonical encoding of X = V(x, rx) = x+ rxu then it follows that
−X = −x− rxu = x¯+ u− rxu = x¯+ (1− rx)u = x¯+ r¯xu,
which can also be seen directly from the encoding of the negated signed digit representation.
Observation 4 If (x, rx) is the canonical RN-encoding of a value X, then (x¯, r¯x) is the canonical
RN-encoding of −X, where x¯ is the 1’s complement of x. Hence negation of a canonically encoded
value is a constant time operation.
It is important to note that although from a “value perspective” the representation is redundant
(V(a, 1) = V(a + u, 0)), it is not so when considering the signed-digit representation. In this
interpretation the sign of the least significant digit carries information about the sign of the part
which possibly has been rounded away.
Lemma 5 Provided that a RN-represented number with canonical encoding (a, ra) is non-zero,
then ra = 1 implies that the least significant non-zero digit in its signed-digit representation is 1
(the number was possibly rounded up), and ra = 0 implies it is −1 (the number was possibly rounded
down).
Proof: The result is easily seen when listing the trailing bits of the 2’s complement representation
of 2a+ ra (with ra in boldface) above those of a together with the signed-digit representation:
. . . 0 1 1 . . . 1
. . . . 0 1 . . . 1
. . . . 1 0 . . . 0
. . . 1 0 0 . . . 0
. . . . 1 0 . . . 0
. . . . 1¯ 0 . . . 0

5
3.1 The Range of p-bit Canonically Encoded Numbers
With p + 1 bits in the tuple (a, ra), where a is a p-bit 2’s complement representation paired
with the round-bit ra, it is just a non-redundant encoding of a value represented by p digits
over the digit set {−1, 0, 1}. Assuming that the radix point is at the rightmost end, i.e., the
numbers represent integer values, then the maximal value representable in p digits in {−1, 0, 1} is
10 · · ·0 ∼ 2p−1 and the minimal value is 1¯0 · · ·0 ∼ −2p−1, hence the range is sign-symmetric. The
corresponding canonical encodings employing 2’s complement are (011 · · ·1, 1) ∼ (2p−1 − 1, 1) and
(100 · · ·0, 0) ∼ (−2p−1, 0) respectively.
3.2 An Alternative Interpretation
But we may also interpret the representation (a, ra) as an interval I(a, ra) of length u/2:
I(a, ra) =
[
a+ ra
u
2
; a+ (1 + ra)
u
2
]
, (3)
when interpreting it as an interval according to what may have been thrown away when rounding
by truncation. For a detailed discussion of this interpretation see [KMP11].
Hence even though (a, 1) and (a + u, 0) represent the same value a + u, as intervals they are
essentially disjoint, except for sharing a single point. In general we may express the interval
interpretation as pictured in Fig. 1
✲
✻
a
✻
a + u
2
✻
a+ u
✻
a+ 3u
2
✻
a+ 2u
[ ][ ][ ][ ]
I(a, 0) I(a, 1) I(a + u, 0)I(a + u, 1)
Figure 1: Binary Canonical RN-representations as Intervals
We do not intend to define an interval arithmetic, but only require that the interval represen-
tation of the result of an arithmetic operation ⊙ satisfies1
I(A⊙ B) ⊆ I(A)⊙ I(B) = {a⊙ b|a ∈ A, b ∈ B}. (4)
4 Arithmetic Operations on RN-Represented Values
We will here briefly summarize from [KMP11] the realization of addition and multiplication on
fixed-point representations for fixed value of u, but expand on the implementation of multiplication
and division. We want to operate directly on the components of the encoding (a, ra), not on the
signed-digit representation.
1Note that this is the reverse inclusion of that required for ordinary interval arithmetic
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4.1 Addition of RN-Represented Values
Employing the value interpretation of encoded operands (a, ra) and (b, rb) we have for addition:
V(a, ra) = a+ rau
+ V(b, rb) = b+ rbu
V(a, ra) + V(b, rb) = a+ b+ (ra + rb)u
The resulting value has two possible representations, depending on the choice of the rounding
bit of the result. To determine what the rounding bit of the result should be, we consider interval
interpretations (3) of the two possible representations of the result.
To define the addition operator ⊕ on canonical encodings, we want I((a, ra) ⊕ (b, rb)) ⊆
I(a, ra) + I(b, rb), and (a, ra) ⊕ (0, 0) = (a, ra), hence in order to keep addition symmetric, we
define addition of RN encoded numbers as follows.
Definition 6 (Addition) If u is the unit in the last place of the operands, let:
(a, ra)⊕ (b, rb) = ((a+ b+ (ra ∧ rb)u), ra ∨ rb)
where ra ∧ rb may be used as carry-in to the 2’s complement addition.
Recalling that −(x, rx) = (x¯, r¯x), we observe that using Definition 6 for subtraction yields
(x, rx) ⊖ (x, rx) = (−u, 1), with V(−u, 1) = 0. It is possible alternatively to define addition on
RN-encoded numbers as (a, ra) ⊕2 (b, rb) = ((a + b + (ra ∨ rb)u), ra ∧ rb). Using this definition,
(x, rx) ⊖2 (x, rx) = (0, 0), but then the neutral element for addition is (−u, 1), i.e., (x, rx) ⊕2
(−u, 1) = (x, rx).
4.2 Multiplying RN-Represented Values
By definition we have for the value of the product
V(a, ra) = a+ rau
V(b, rb) = b+ rbu
V(a, ra)V(b, rb) = ab+ (arb + bra)u+ rarbu
2,
noting that the unit of the result is u2, assuming that u ≤ 1. Using the interval interpretation
it turns out (for details see [KMP11]) that we do not get proper interval inclusions for all sign
combinations. However, since negation of canonical (2’s complement) RN-encoded values can
be obtained by constant-time bit inversion, multiplication of such operands can be realized by
multiplication of the absolute values of the operands, the result being supplied with the correct
sign by a conditional inversion. Thus employing bit-wise inversions, multiplication in canonical RN-
encoding may be handled like sign-magnitude multiplication, hence assuming that both operands
are non-negative:
Definition 7 (Multiplication) If u is the unit in the last place, with u ≤ 1, we define for non-
negative operands:
(a, ra)⊗ (b, rb) = (ab+ u(arb + bra), ra ∧ rb) ,
and for general operands by appropriate sign inversions of the operands and result. If u < 1 the unit
is u2 < u and the result may often have to be rounded to unit u, which can be done by truncation.
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The product can be returned as (p, rp) with p = ab + u(arb + bra) = a(b + rbu) + brau, where
the terms of brau may be consolidated into the array of partial products.
Example: For a 5-bit integer example let (a, ra) = (a4a3a2a1a0, ra) and (b, rb) = (b4b3b2b1b0, rb),
or in signed-digit b = d4d3d2d1d0, di ∈ {−1, 0, 1}, we note that a4 = b4 = 0 since a ≥ 0 and
b ≥ 0. It is then possible to consolidate the terms of brau (shown framed) into the array of partial
products:2
a3 a2 a1 a0
a3d0 a2d0 a1d0 a0d0 d0
a3d1 a2d1 a1d1 a0d1 b0ra d1
a3d2 a2d2 a1d2 a0d2 b1ra d2
a3d3 a2d3 a1d3 a0d3 b2ra d3
a3d4 a2d4 a1d4 a0d4 b3ra d4
p8 p7 p6 p5 p4 p3 p2 p1 p0
thus the product is (p, rp) with p = ab+ u(arb + bra) = a(b+ rbu) + brau and rp = rarb.
In particular for a = (01011, 1) and b = (01001, 1) ∼ 11¯010:
1 0 1 1
0 0 0 0 0
1 0 1 1 1 1
0 0 0 0 0 0
−1 0 −1 −1 0 −1
1 0 1 1 1 1
0 0 1 1 1 0 1 1 1
hence (01011, 1)⊗ (01001, 1) = (001110111, 1), where we note that (001110111, 1) corresponds to
the interval [01110111.1 ; 01111000.0], clearly a subset of the interval
[01011.1× 01001.1 ; 01100× 01010]
= [01101101.01 ; 01111000.00].

Thus multiplication of RN-represented values can be implemented on their canonical encodings
at about the same cost as ordinary 2’s complement multiplication. Note that when recoding the
multiplier into a higher radix like 4 and 8, similar kinds of consolidation may be applied.
4.3 Dividing RN-Represented Values
As for multiplication we assume that negative operands have been sign-inverted, and that the signs
are treated separately. Employing our interval interpretation (3), to satisfy our interval inclusion
condition (4) we must require the result of dividing (x, rx) by (y, ry) to be in the interval:[
x+ rx
u
2
y + (1 + ry)
u
2
;
x+ (1 + rx)
u
2
y + ry
u
2
]
,
2not showing the possible rewriting of negative partial products, requiring an additional row.
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where it is easily seen that the rational value3
q =
x+ rx
u
2
y + ry
u
2
belongs to that interval. Note that the dividend and divisor to obtain the quotient q are then
constructed simply by appending the round bits to the 2’s complement parts, i.e., simply using the
“extended” bit-strings as operands. To determine the accuracy needed in an approximate quotient
q′ = q + ε consider the requirement
x+ rx
u
2
y + (1 + ry)
u
2
< q + ε <
x+ (1 + rx)
u
2
y + ry
u
2
. (5)
Generally division algorithms require that the operands are scaled, hence assume that the
operands satisfy 1 ≤ x < 2 and 1 ≤ y < 2, implying 1
2
< q < 2. Furthermore assume that x and
y have p fractional digits, so u = 2−p. To find sufficient bounds on the error ε in (5) consider first
for ε ≥ 0 the right bound. Here we must require
(x+ rx
u
2
) + ε(y + ry
u
2
) < x+ (1 + rx)
u
2
or ε(y + ry
u
2
) < u
2
,
which is satisfied for ε < u
4
, since y + ry
u
2
< 2. For the other bound (for negative ε) we must
require
x+ rx
u
2
y + (1 + ry)
u
2
<
x+ rx
u
2
y + ry
u
2
+ ε
or
−ε(y + (1 + ry)
u
2
) < (x+ rx
u
2
)u
2
,
which is satisfied for −ε < u
4
, since x ≥ 1 and y + u ≤ 2.
Hence |ε| < u
4
assures that (5) is satisfied, and any standard division algorithm may be used
to develop a binary approximation to q with p + 2 fractional bits, x = q′y + r with |r| < y2−p−2.
Note that since q may be less than 1, a left shift may be required to deliver a p + 1 signed-digit
result, the same number of digits as in the operands. Hence a bit of weight 2−p−1 will be available
as a (preliminary) round bit.
The sign of the remainder determines the sign of the tail beyond the bits determined. Recall
from Lemma 5 that when the round bit is 1, the error is assumed non-positive, and non-negative
when the round bit is 0. If this is not the case then the resulting round bit must be inverted, hence
rounding is also here a constant time operation.
Similarly, function evaluations like squaring, square root and even the evaluation of “well
behaved” transcendental functions may be defined and implemented, just considering canonical
RN-represented operands as 2’s complement values with a “carry-in” not yet absorbed, possibly
using interval interpretation to define the resulting round bit.
3We could also have chosen to evaluate the quotient x+rxu
y+ryu
. However dividing (x, rx) by the neutral element
(1, 0) would then yield the result (x + rxu, 0), whereas with the chosen quotient the result becomes (x, rx). The
relative difference between these two expressions evaluated to some precision p is at most ulp(p)/2.
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5 A Floating Point Representation
For an implementation of a binary floating point arithmetic unit (FPU) it is necessary to define
an encoding of an operand (2em, rm), based on the canonical encoding of the significand part (say
m encoded in p + 1 bits, 2’s complement), supplied with the round bit rm and the exponent e in
some biased binary encoding. It is then natural to pack the components into a computer word (32,
64 or 128 bits), employing the same principles as used in the IEEE-754 standard [IEE08] (slightly
modified from what was sketched in [KMP11]). For normal values it is also here possible to use
a “hidden bit”, noting that the 2’s complement encoding of the normalized significand will have
complementary first and second bits. Thus representing the leading bit as a (separate) sign bit,
the next bit (of weight 20) need not be represented and can be used as “hidden-bit”. Hence let
fm be the fractional part of the significand m, assumed to be normalized such that 1 ≤ |m| < 2,
and let sm be the sign-bit of m. The “hidden bit” is then the complement s¯m of the sign-bit. The
components can then be allocated in the fields of a word as:
sm e fm rm
with the round bit in immediate continuation of the significand part. The exponent e can be
represented in biased form as in the IEEE-754 standard. The number of bits allocated to the
individual fields may be chosen as in the different IEEE-754 formats, of course with the combined
fm, rm together occupying the fraction field of those formats. The value of a floating point number
encoded this way can then be expressed as:
2e−bias
(
[sms¯m.f1f2 · · · fp−1]2c + rm2
−p−1
)
where f1, f2, · · · , fp−1 are the (fractional) bits of fm.
Subnormal and exceptional values may be encoded as in the IEEE-754 standard, noting that
negative subnormals have leading ones. Observe that the representation is sign-symmetric and
that negation is obtained by inverting the bits of the significand.
We shall now discuss how the fundamental operations may be implemented on such floating
point RN-representations, not going into details on overflow, underflow and exceptional values, as
these situations can be treated exactly as known for the standard binary IEEE-754 representation.
Note again that we want directly to operate on the 2’s complement encoding using sm, fm, rm,
not on the signed-digit representation. Right-shifts are trivial, but for alignment of operands or
left normalizing results, we must investigate how in general we can perform left shifts using the
2’s complement encoding.
Thinking of the value as represented in binary signed-digit, zeroes have to be shifted in when
left shifting. In our encoding, say for a positive result (d, rd) we may have a 2’s complement bit
pattern:
d ∼ 0 0 · · · 0 1 bk · · · bp−1 and round bit rd
to be left-shifted. Here the least significant signed digit is encoded as
{
rd
bp−1
}
. Zero-valued digits
to be shifted in may then be encoded as
{
rd
rd
}
, as confirmed from applying the addition rule for
obtaining 2× (x, rx) by (x, rx)⊕ (x, rx) = (2x+ rxu, rx).
It then follows that shifting in bits of value rd will precisely achieve the effect of shifting in
zeroes in the signed-digit interpretation:
2kd ∼ 0 1 bk · · · bp−1rd · · · rd with round bit rd.
10
5.1 Multiplication and Division
Since the exponents are handled separately, forming the product or quotient of the significands is
precisely as described previously for fixed point representations: sign-inverting negative operands
by bitwise inversion, forming the product or quotient, possibly normalizing and rounding it, and
supplying it with the proper sign by negating the result if the operands were of different signs.
5.2 Addition
Before addition or subtraction there is in general a need of alignment of the two operand signifi-
cands, according to the difference of their exponents (too large a difference is treated as a special
case, see below). The operand having the larger exponent must be left-shifted, with appropriate
digit values appended at the least significant end, to overlap with the significand of the smaller
operand. In effective subtractions, after cancellation of leading digits it may be necessary to left-
normalize. Addition is traditionally now handled in an FPU as two cases [Far81], where the “near
case” is dealing with effective subtraction of operands whose exponents differ by no more than
one, where alignment is a constant time operation.
5.2.1 Subtraction, the "near case"
Here a significant cancellation of leading digits may occur, and thus a variable amount of normal-
ization shifts on the result are required, handled by shifting in copies of the round-bit. Figure 2
shows a possible pipelined implementation of this case, where lzd(d) is a log-time algorithm for
“leading zeroes determination” of the difference (see e.g., [Kor09]) to determine the necessary
normalization shift amount. This determination is based on a redundant representation of the
difference (obtained in constant time by pairing the aligned operands), taking place in parallel
with the 2’s complement subtraction (conversion from redundant to non-redundant representa-
tion). Normalization can then take place on the non-redundant difference without need for sign
inversion.
❄
ma
❄
mb
❄
ea
❄
eb
❄
lzd(d) Subtract
Form Exponent✲
❄
Normalize
❄
Adj. Exponent✲
mr
❄
er
Figure 2: Near Path, effective subtraction when |ea − eb| ≤ 1
For simplicity in the figure we assume that ma, mb and mr are the 2’s complement operands,
respectively the result, together with their appended round-bits.
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5.2.2 Addition, the "far case"
The remaining cases dealt with are the situations where the result of adding or subtracting the
aligned significands at most requires normalization by a single right or left shift. Since negation
is a constant time operation we may assume that an effective 2’s complement addition is to be
performed of the left-aligned larger operand (appended with copies of the round-bit) and the sign-
exended smaller operand. Rounding can then be performed as usual by truncation, noting that here
there are only two log-time operations, the variable amount of alignment shifts and the addition.
Compared with the IEEE-754 standard number representation the “expensive” determination of
a sticky bit and rounding incrementation is avoided. Figure 3 shows a possible two-stage pipeline
implementation.
±
✲
❄
ma
❄
mb
❄
ea
❄
eb
Align operands
❄
Form exponent✲
❄Add/Sub and Round
❄
mr
Adj. exponent✲
❄
er
Figure 3: Far Path, add or subtract when |ea − eb| ≥ 2
In the case where the exponent difference exceeds the number of operand bits, it is not necessary
to form the exact sum. The result can be constructed from the 2’s complement significand of the
larger operand, supplied with a round-bit obtained by a very simple rule providing a result obeying
the interval inclusion condition (4). Assuming that the smaller operand is to be added, simply
force the round-bit of the result to become equal to the complemented sign-bit of the smaller
operand (and of course in case of subtraction the sign-bit).
To see this, consider the interval interpretation (3) of the significand of the larger operand
I (a, ra) together with a bounding interval for the smaller operand
[
0 ; u
2
]
(assumed positive),
where u = ulp(a) is the unit of the least-significant position of the larger operand:
I (a, ra) +
[
0 ; u
2
]
=
[
a+ ra
u
2
; a+ (1 + ra)
u
2
]
+
[
0 ; u
2
]
=
[
a+ ra
u
2
; a+ (2 + ra)
u
2
]
=
{
[a ; a+ u] for ra = 0[
a+ u
2
; a+ 3
2
u
]
for ra = 1.
Hence chosing the result as I (r, ra) = I (a, 1) =
[
a + u
2
; a+ u
]
it satisfies the interval condition (4)
when the smaller operand is positive. Similarly, if the smaller operand is negative
I (a, ra) +
[
−u
2
; 0
]
=
{ [
a− u
2
; a+ u
2
]
for ra = 0
[a ; a+ u] for ra = 1
hence the result can be chosen as I (r, ra) = I (a, 0) =
[
a ; a+ u
2
]
. In summary we have:
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Lemma 8 Given RN-represented floating point operands A = (sa, ea, fa, ra) and B = (sb, eb, fb, rb)
with p-bit significands satisfying ea > eb + p, then the result of the addition S = A + B can be
represented as S = (sa, ea, fa, s¯b).
5.3 Discussion of the Floating Point RN-representation
As seen above it is straightforward to define binary floating point representations, when the signif-
icand is encoded in the canonical 2’s complement encoding with the round-bit appended. An FPU
implementation of the basic arithmetic operations is feasible in about the same complexity as one
based on the sign-magnitude representation of the IEEE-754 standard for binary floating point.
But since the round-to-nearest functionality is achieved at less hardware complexity, the arithmetic
operations will generally be faster, by avoiding the usual log-time “sticky-bit” determination and
rounding incrementation.
Negation is obtained in constant time by bit-wise inversion, noting that the domain of repre-
sentable values is sign symmetric. Although one less bit is used for the significand, the round-bit
provides additional information such that the discretization error is the same as in the IEEE-754
representation of the compatible format. Notice that if the result is not exact, then the round-bit
provides information about which direction the rounding took. In effect the round-bit provides
the same information on the accuracy of the result as the additional bit available in the binary
IEEE-754 encoding of the significand. Just as in an x86 FPU it is possible to signal exactness of
a result.
The directed roundings can also be realized at minimal cost; however, requiring the calculation
of a “sticky bit”, as also needed for the directed roundings of the IEEE-754 representation, but no
rounding incrementation is needed here:
Theorem 9 Let a number after truncation of tail t have encoding (a, ra) with sign-bit sa, then the
directed roundings can be realized by changing the resulting round-bit as follows:
RU : ra := 1
RD : ra := 0
RZ : ra := sa
RA : ra := s¯a,
conditional on the truncated tail t (the “sticky-bit”) being non-zero.
Proof: Consider the case of RU when ra = 0. By Lemma 5 the least significant non-zero signed-
digit of the truncated (a, ra) is −1, and if t 6= 0 the value was effectively rounded down, thus ra
should be changed to ra = 1, whereas it should not be changed when ra = 1. The other cases
follow similarly. 
6 Conclusions and Discussion
Concentrating on binary RN-represented operands over the signed digit set {−1, 0, 1}, allowing
trivial (constant time) rounding by truncation, we have previously proposed a simple encoding
based on the ordinary 2’s complement representation, with negation also being a constant time
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operation, which often simplifies the implementation of arithmetic algorithms. Operands in the
canonical encoding can be used directly at hardly any penalty in the implementation of the basic
arithmetic operations, e.g., addition, subtraction, multiplication and division, allowing constant
time rounding. Thus despite the RN-representation encodes a very special signed-digit represen-
tation, it allows the operations to be performed in a slightly modified 2’s complement arithmetic.
The fixed point encoding immediately allows for the definition of corresponding floating point
representations, which in a comparable hardware FPU implementation will be simpler and faster
than an equivalent IEEE-754 standard conforming implementation.
The particular feature that rounding-to-nearest is obtained by truncation, implies that repeated
roundings ending in some lower precision yields the same result, as if a single rounding to that
precision was performed. In [Lee89] it was proposed to attach some state information (2 bits) to a
rounded result, allowing subsequent roundings to be performed in such a way that these problems
are avoided. It was shown that this property holds for any specific IEEE-754 rounding mode,
including in particular for the round-to-nearest-even mode. But the IEEE-754 roundings may still
require log-time incrementations, which are avoided with the proposed RN-representation.
Thus in applications where conformance to the IEEE-754 standard is not required, employing
the proposed floating-point RN-representation, it is possible to avoid the penalty of log-time round-
ings. Signal processing may be an application area where specialized hardware (ASIC or FPGA)
is often used anyway, where the RN-representation can provide faster arithmetic with un-biased
round-to-nearest operations at reduced area and delay.
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